

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors:

Boucher et al

Ser No:

10/634,062

Filing Date:

August 4, 2003

Examiner:

Unknown

Attv. Docket No:

ALA-008G

GAU:

Unknown

For:

METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH A HIGH PERFORMANCE NETWORK INTERFACE

July 23, 2007

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

Supplemental Information Disclosure Statement

Sir:

Pursuant to 37 C.F.R. §§ 1.56, 1.97 and 1.98, applicants bring one hundred and thirty-seven documents listed on an enclosed nine-page form PTO-1449 to the attention of the Examiner in the above-identified application.

Citation of these documents shall not be construed as an admission that the documents are prior art with respect to the instant invention, a representation that a search has been made, or an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b).

Copies of the documents listed on the enclosed one-page form PTO-1449 are not submitted, with the exception of one document, because they were submitted in an earlier application (10/005,536) which is relied upon for an earlier filing date under 35 U.S.C. \$120.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on July 23, 2007.

Respectfully submitted,

Mark Lauer Reg. No. 36,578

6601 Koll Center Parkway Suite 245

Pleasanton, CA 94566 Tel: (925) 484-9295 Fax: (925) 484-9291

U.S. Department of Commerce, Patent and Trademark Office

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Filing date: August 4, 2003 Inventors: Laurence B. Boucher et al.

Group Art Unit: Unknown

METHON AND APPARATUS FOR DATA RE-ASSEMBLY WITH HIGH PERFORMANCE NETWORK INTERFACE

Examiner name: Unknown Attorney Docket No.: ALA-008G

Page 1 of 9

			U.S. Pate	nt Documents			
Examiner Initial		Document	Date	Name	Class	Subclass	Filing Date
	1	4,485,455	November 27, 1984	Gary W. Boone et al	364	900	
	2	4,485,460	November 27, 1984	Mark A. Stambaugh	365	203	
	3	4,700,185	October 13, 1987	Thomas J. Balph et al	370	825.5	
	4	5,418,912	May 23, 1995	David A. Christenson	395	200	
	5	5,535,375	July 9, 1996	Eshel et al.	391	500	
	5	5,574,919	November 12, 1996	Arun N. Netravali et al	395	561	
	4	5,566,170	October 15, 1996	Bakke et al.	370	60	
	3	5,598,410	January 28, 1997	Stone	370	469	
	5	5,633,780	May 27, 1997	Cronin et al.	391	<b>8</b> 29	
	10	5,682,534	October 28, 1997	Kapoor et al.	395	684	
	11	5,699,350	December 16, 1997	Andrew J. Kraslavsky	370	200	
	12	5,742,765	April 21, 1998	Wong et al.	365	200	
	13	5,768,618	June 16, 1998	Gene R. Erickson et al	395	829	
	14	5,778,419	July 7, 1998	Hansen et al.	711	112	
	15	5,828,835	October 27, 1998	Mark S. Isfeld et al	395	200.3	
	16	5,848,293	December 8, 1998	Gentry et al.	395	825	

Examiner

/Jerry Dennison/

Date Considered 01/20/2009

	10634062 - GAU: 244
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
•	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attorney Docket No.: ALA-008G

Page 2 of 9 17 5.872.919 February 16, 1999 Wakeland et al. 395 200 18 5.892.903 April 6, 1999 Christopher W. Klaus 395 187.01 19 5.920.566 July 6, 1999 Ariel Hendel et al 370 401 20 5.987.022 November 16, 1999 Robert L. Geiger et al 370 349 21 5.996.013 November 30, 1999 Gary Scott Delp et al 709 226 22 6.041.058 March 21, 2000 John A. Flanders et al. 370 401 23 6.041.381 March 21, 2000 Geoffrey B. Hoese 710 129 24 6,049,528 April 11, 2000 Ariel Hendel et al. 370 235 25 6.067.569 Mohamed J. Khaki et al. 709 May 23, 2000 224 26 6.078.733 June 20, 2000 Randy B. Osborne 395 200.8 27 6.097.734 August 1, 2000 Joel Gotesman et al 370 474 28 6.111.673 August 29, 2000 Gee-Kung Chang et al 359 123 29 6,115,615 September 5, 2000 Takeshi Ota et al 455 553 30 6,122,670 September 19, 2000 Toby D. Bennett et al 709 236 31 6.141.701 October 31, 2000 Mark M. Whitney 710 5 32 6.181.705 February 24, 2004 370 392 San-Hong Kim 33 6.223.242 April 24, 2001 Stephen J. Sheafor et al 710 132 34 6.289.023 September 11, 2001 Brian M. Dowling et al 370 419

Examiner	/Jerry Dennison/	Date Considered	01/20/2009				
"EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609, Draw line through citation if not in conformance and not PRE科里特日内心医例のODNE外面限度D 密闭电路控制 NAME LINED THROUGH. / J.D./							

	10634062 - GAU: 2443
. U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attorney Docket No.: ALA-008G
	D0-40

							Page 3 of
	35	6,324,649	November 27, 2001	Kevin W. Eyres et al	713	202	
	36	6,343,360	January 29, 2002	David Feinleib	713	1	
	37	6,345,302	February 5, 2002	Toby D. Bennett et	709	236	
	38	6,370,599	April 9, 2002	Sanjay Anand et al	710	15	
	39	6,385,647	May 7, 2002	Dean Willis et al	709	217	
	40	6,421,753	July 16, 2002	Geoffrey B. Hoese et al	710	129	
٠	41	6,427,173	July 30, 2002	Laurence B. Boucher et al	709	238	
	42	6,473,425	October 29, 2002	Gilles Bellaton et al	370	392	
	43	6,487,202	November 26, 2002	Daniel E. Klausmeier et al	370	395	
	44	6,487,654	November 26, 2002	Eric M. Dowling	712	244	
	45	6,490,631	December 3, 2002	Paul R. Teich et al	709	250	
	46	6,502,144	December 31, 2002	Jean-Paul Accarie	710	8	
	47	6,523,119	February 18, 2003	Dominique Vincent Pavlin et al	713	192	
	48	6,570,884	May 27, 2003	Glenn William Connery et al	370	419	
	49	6,591,310	July 8, 2003	Stephen B. Johnson	710	3	
	50	6,648,611	November 18, 2003	David M. Morse et al	417	310	
	51	6,650,640	November 18, 2003	Shimon Muller et al	370	392	
	52	6,657,757	December 2, 2003	Gee-Kung Chang et al	359	124	

E	xaminer	/Jerry Dennison/	Date Considered	01/20/2009	
				ion is in conformance with MPEP 609; Draw line through citation if not 阿 <b>尼亞 医神</b> 促症即可以神經項症 LINED THROUGH. /J	.D./

	10634062 GAU: 2443
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
9	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attomey Docket No.: ALA-008G

					Page 4 of
3 6,658,480	December 2, 2003	Laurence B. Boucher et al	709	239	
4 6,678,283	January 13, 2004	Yakov Teplitsky	370	463	
6,681,364	January 20, 2004	Jean Louis Calvignac et al	714	776	
6 6,697,868	February 24, 2004	Peter K. Craft et al	709	230	
7 6,765,901	July 20, 2004	Michael Ward Johnson et al	370	352	
6,807,581	October 19, 2004	Daryl D. Starr et al	709	250	
9 6,842,896	January 11, 2005	Mark E. Redding et al	717	172	
0 6,912,522	June 28, 2005	David A. Edgar	707	2	
1 6,941,386	September 6, 2005	Peter K. Craft et al	709	250	
2 6,965,941	November 15, 2005	Laurence B. Boucher et al	709	230	
	4 6,678,283 5 6,681,364 6 6,697,868 7 6,765,901 3 6,807,581 9 6,842,896 0 6,912,522 1 6,941,386	4 6,678,283 January 13, 2004 5 6,681,364 January 20, 2004 6 6,697,868 February 24, 2004 7 6,765,901 July 20, 2004 8 6,807,581 October 19, 2004 9 6,842,896 January 11, 2005 0 6,912,522 June 28, 2005	4 6,678,283 January 13, 2004 Yakov Teplitsky 5 6,681,364 January 20, 2004 Jean Louis Calvignac et al 6 6,697,868 February 24, 2004 Peter K. Craft et al 7 6,765,901 July 20, 2004 Michael Ward Johnson et al 8 6,807,581 October 19, 2004 Daryl D. Starr et al 9 6,842,896 January 11, 2005 Mark E. Redding et al 10 6,912,522 June 28, 2005 David A. Edgar 11 6,941,386 September 6, 2005 Peter K. Craft et al	4 6,678,283 January 13, 2004 Yakov Teplitsky 370 5 6,681,364 January 20, 2004 Jean Louis Calvignac et al 714 6 6,697,868 February 24, 2004 Peter K. Craft et al 709 7 6,765,901 July 20, 2004 Michael Ward Johnson et al 370 8 6,807,581 October 19, 2004 Daryl D. Starr et al 709 9 6,842,896 January 11, 2005 Mark E. Redding et al 717 10 6,912,522 June 28, 2005 David A. Edgar 707 11 6,941,386 September 6, 2005 Peter K. Craft et al 709	4 6,678,283 January 13, 2004 Yakov Teplitsky 370 463 5 6,681,364 January 20, 2004 Jean Louis Calvignac et al 714 776 6 6,697,868 February 24, 2004 Peter K. Craft et al 709 230 7 6,765,901 July 20, 2004 Michael Ward Johnson et al 370 352 8 6,807,581 October 19, 2004 Daryl D. Starr et al 709 250 9 6,842,896 January 11, 2005 Mark E. Redding et al 717 172 10 6,912,522 June 28, 2005 David A. Edgar 707 2 11 6,941,386 September 6, 2005 Peter K. Craft et al 709 250

	Published Applications									
Examiner Initial		Document	Date	Name	Class	Subclass	Filing Date			
	63	2002/0073223	June 13, 2002	B. Scott Darnell et al	709	232				
	64	2002/0112175	August 15, 2002	Makofka et al	713	200	,			
	65	2003/0110344	June 1, 2003	Szezepanek et al.	711	100				
	66	2004/0054814	March 1, 2004	McDaniel						
	67	2004/0059926	March 25, 2004	Angelo, et al.	713	168				

Examiner	/Jerry Dennison/	Date Considered	01/20/2009	
			on is in conformance with MPEP 609; Draw line through citation if not 保险的电流的 经基础 LINED THROUGH. 人	.D./

	10634062 GAU: 2443
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attomey Docket No.: ALA-008G

						Page 5 of 9
68	2004/0153578	August 1, 2004	Elzur		,	
69	2004/0213290	October 1, 2004	Johnson et al.	370	469	
70	2004/0246974	December 9, 2004	Gyugyi et al.	370	395.31	

Foreign Patent Documents							
Examiner <u>Initial</u>		Document Number	<u>Date</u>	Country	Class	Subclass	Translation
	71	WO 98/19412	May 7, 1998	PCT/US97/17257			
	72	WO 98/50852	November 12, 1998	PCT/US98/0871			
	73	WO 99/04343	January 28, 1999	PCT/US98/14729			
	74	WO 99/65219	December 16, 1999	PCT/US/99/13184	-		
	75	WO 00/13091	March 9, 2000	PCT/US98/24943			
	76	WO 01/04770	January 18, 2001	PCT/US00/18939			
	77	WO 01/05107	January 18, 2001	PCT/US00/19006			
	78	WO 01/05116	January 18, 2001	PCT/US00/19243			
	79	WO 01/05123	January 18, 2001	PCT/US00/18976			
	80	WO 01/40960	June 7, 2001	PCT/US00/32660			
-	81	WO 01/59966	August 16, 2001	PCT/US00/06475			
	82	WO 01/86430	November 15, 2001	PCT/US01/15180			

Examiner	/Jerry Dennison/	Date Considered	01/20/2009				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609, Draw line through citation if not in conformance and not in in the inconformance and not in in the inconformance and not in in the inconformance and not in inconformance and not inconf							

Date Considered

/Jerry Dennison/

Examiner

	10634062 - GAU: 244
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attorney Docket No : ALA-008G

Page 6 of 9

		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)
	83	Internet pages entitled "Hardware Assisted Protocol Processing", (which Eugene Feinber is working on), 1 page, printed 11/25/98.
	84	Zilog product Brief entitled "Z85C30 CMOS SCC Serial Communication Controller", Zilog Inc., 3 pages, 1997.
T	85	Internet pages of Xpoint Technologies, Inc. entitled "Smart LAN Work Requests", 5 pages, printed 12/19/97.
	86	Internet pages entitled: Asante and 100BASE-T Fast Ethernet. 7 pages, printed 5/27/97.
	87	Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indiana University. 13 pages, printed 12/21/98.
	88	Richard Stevens, "TCP/IP Illustrated, Volume 1, The Protocols", pages 325-326 (1994).
	89	Internet pages entitled: Northridge/Southbridge vs. Intel Hub Architecture, 4 pages, printed 2/19/01.
	90	Gigabit Ethernet Technical Brief, Achieving End-to-End Performance. Alteon Networks, Inc., First Edition, September 1996, 15 pages.
	91	Internet pages directed to Technical Brief on Alteon Ethernet Gigabit NIC technology, www.alteon.com, 14 pages, printed 3/15/97.
	92	VIA Technologies, Inc. article entitled "VT8501 Apollo MVP4", pages I-iv, 1-11, cover and copyright page, revision 1.3, Feb. 1, 2000.
	93	iReady News Archives article entitled "iReady Rounding Out Management Team with Two Key Executives", http://www.ireadyco.com/archives/keyexec.html, 2 pages, printed 11/28/98.
	"Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based On iReady's Design," Press Release October, 1998, 3 pages, printed 11/28/98.	
	95	Internet pages from iReady Products, web sitehttp://www.ireadyco.com/products,html, 2 pages, downloaded 11/25/98.
Examiner	. ,	Jerry Dennison/ Date Considered 01/20/2009

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not reference considered, whether or not citation if not in conformance and not reference a

	10634062 GAU: 244
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attorney Docket No.: ALA-008G

Page 7 of 9 iReady News Archives, Toshiba, iReady shipping Internet chip, 1 page, printed 11/25/98. 96 Interprophet article entitled "Technology", http://www.interprophet.com/technology.html, 17 pages, printed 97 3/1/00 iReady Corporation, article entitled "The I-1000 Internet Tuner", 2 pages, date unknown. 98 iReady article entitled "About Us Introduction", Internet pages fromhttp://www.iReadyco.com/about.html, 3 pages, printed 11/25/98. 99 iReady News Archive article entitled "Revolutionary Approach to Consumer Electronics Internet 100 Connectivity Funded", San Jose, CA, November 20,1997, 2 pages, printed 11/2/98. iReady News Archive article entitled "Seiko Instruments Inc. (SII) INTRODUCES WORLD'S FIRST INTERNET-READY INTELLIGENT LCD MODULES BASED ON IREADY TECHNOLOGY," Santa Clara, 101 CA and Chiba, Japan, October 26, 1998, 2 pages, printed 11/2/98. NEWSwatch article entitled "iReady internet Tuner to Web Enable Devices", Tuesday, November 5, 1996. 102 printed 11/2/98, 2 pages. EETimes article entitled "Tuner for Toshiba, Toshiba Taps iReady for Internet Tuner", by David Lammers, 103 2 pages, printed 11/02/98. "Comparison of Novell Netware and TCP/IP Protocol Architectures", by J.S. Carbone, 19 pages, printed 4/10/98 104 Adaptec article entitled "AEA-7110C-a DuraSAN product", 11 pages, printed 10/1/01. 105 iSCSI HBA article entitled "iSCSI and 2Gigabit fibre Channel Host Bus Adapters from Emulex, QLogic, 106 Adaptec, JNI", 8 pages, printed 10/01/01. iSCSLHBA article entitled "FCE-3210/6410.32 and 64-bit PCI-to-Fibre Channel HBA", 6 pages, printed 107 10/01/01 ISCSI.com article entitled "iSCSI Storage", 2 pages, printed 10/01/01. 108 "Two-Way TCP Traffic Over Rate Controlled Channels: Effects and Analysis", by Kalampoukas et al., IEEE 109 Transactions on Networking, vol. 6, no. 6, December 1998, 17 pages.

Examiner	/Jerry Dennison/	Date Considered 01/20/2009			
- EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance 森ሲ れい呼ばる (中央 100円 100円 100円 100円 100円 100円 100円 100					

	10634062 GAU: 244
U.S. Department of Commerce, Patent and Trademark Office	Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attomey Docket No.: ALA-008G

Page 8 of 9 IReady News article entitled "Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready 110 Based on iReady Design", Santa Clara, CA, and Tokyo, Japan, October 14, 1998, printed 11/2/98, 3 Internet pages of InterProphet entitled "Frequently Asked Questions", by Lynne Jolitz, printed 6/14/00, 4 111 pages. "File System Design For An NFS File Server Appliance", Article by D. Hitz, et al., 13 pages. 112 Adaptec Press Release article entitled "Adaptec Announces EtherStorage Technology", 2 pages, May 4, 2000, printed 6/14/00. 113 Adaptec article entitled "EtherStorage Frequently Asked Questions", 5 pages, printed 7/19/00. 114 Adaptec article entitled "EtherStorage White Paper", 7 pages, printed 7/19/00. 115 CIBC World Markets article entitled "Computers: Storage", by J. Berling et al., 9 pages, dated August 7. 116 2000. Merrill Lynch article entitled "Storage Futures", by S. Milunovich, 22 pages, dated May 10, 2000. 117 CBS Market Watch article entitled "Montreal Start-Up Battles Data Storage Bottleneck", by S. Taylor. 118 dated March 5, 2000, 2 pages, printed 3/7/00. Internet-draft article entitled "SCSI/TCP (SCSI over TCP)", by J. Satran et al., 38 pages, dated February 2000, printed 5/19/00. 119 Internet pages entitled "Technical White Paper-Xpoint's Disk to LAN Acceleration Solution for Windows NT 120 Server, printed 6/5/97, 15 pages. Jato Technologies article entitled "Network Accelerator Chip Architecture, twelve-slide presentation, 121 printed 8/19/98, 13 pages. EETimes article entitled "Enterprise System Uses Flexible Spec, dated August 10,1998, printed 11/25/98, 122 3 pages. Internet pages entitled "Smart Ethernet Network Interface Cards", which Berend Ozceri is developing. 123 printed 11/25/98, 2 pages.

١	Examiner	/Jerry Dennison/	Date Considered	01/20/2009				
	EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance astd_fot 配表現を表現している。							

	40004000 CALL 044
U.S. Department of Commerce, Patent and Trademark Office	10634062 - GAU: 244 Application No.: 10/634,062
4th INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Filing date: August 4, 2003
	Inventors: Laurence B. Boucher et al.
	Group Art Unit: Unknown
METHOD AND APPARATUS FOR DATA RE-ASSEMBLY WITH	Examiner name: Unknown
A HIGH PERFORMANCE NETWORK INTERFACE	Attorney Docket No : AT A=008G

Page 9 of 9 Internet pages of Xagti corporation entitled "GigaPower Protocol Processor Product Review," printed 124 11/25/99, 4 pages. U.S. Provisional Patent Application No.: 60/283.896, Titled: CRC Calculations for Out of Order PUDs. Filed 125 April 12, 2003, Inventor: Amit Oren, Assignee: Siliquent Technologies Ltd. Internet pages entitled "DART: Fast Application Level Networking via Data-Copy Avoidance," by Robert J. Walsh, printed 6/3/99, 25 pages. 126 Andrew S. Tanenbaum, Computer Networks, Third Edition, 1996, ISBN 0-13-349945-6. 127 Article from Rice University entitled "LRP: A New Network Subsystem Architecture for Server Systems", by 128 Peter Druschel and Gaurav Banga, 14 pages. Internet RFC/STD/FYI/BCP Archives article with heading "RFC2140" entitled "TCP Control Block Interdependence", web address http://www.fags.org/rfcs/rfc2140.html, 9 pages, printed 9/20/02. 129 WindRiver article entitled "Tornado: For Intelligent Network Acceleration", copyright Wind River Systems. 130 2001, 2 pages. WindRiver White Paper entitled "Complete TCP/IP Offload for High-Speed Ethernet Networks", Copyright 131 Wind River Systems, 2002, 7 pages. Intel article entitled "Solving Server Bottlenecks with Intel Server Adapters", Copyright Intel Corporation, 132 1999, 8 pages. Thia et al. Publication entitled "High-Speed OSI Protocol Bypass Algorithm with Window Flow Control," 133 Protocols for High Speed Networks, pages 53-68, 1993. U.S. Provisional Patent Application No.: 60/053,240, Titled: TCP/IP Network Accelerator and Method of 134 Use, Filed July 17, 1997, Inventor: William Jolizt et al Thia et al. Publication entitled "A Reduced Operational Protocol Engine (ROPE) for a multiple-layer 135 bypass architecture." Protocols for High Speed Networks, pages 224-239, 1995. Form 10-K for Exelan, Inc., for the fiscal year ending December 31, 1987 (10 pages). 136 Form 10-K for Exelan, Inc., for the fiscal year ending December 31, 1988 (10 pages). 137

I	Examiner	/Jerry Dennison/	Date Considered	01/20/2009	
				n is in conformance with MPEP 609; Draw line through citation if not REOD (西河包班河河) 公計區紀在 LINED THROUGH. 人	.D./